Online electronic circuit diagram editor
74LS114 | |||||||
Dual JK negative-edge-triggered flip-flops with preset, common clear and common clock | |||||||
|
PDIP-14 (JEDEC MS-001, Variation AA) [Pinout]
|
|
Copyright © 2010 - 2024, ASVCorp. |
|
Provided by Sverbuch Techologies DOO. | Privacy policy |