Онлайн редактор электрических схем
74LS697 | |||||||
Synchronous binary up/down counter with output register and multiplexed 3-state outputs | |||||||
|
PDIP-20N (JEDEC MS-001, Variation AD)
|
|
Copyright © 2010 - 2024, ASVCorp. |
|
Provided by Sverbuch Techologies DOO. | Privacy policy |