## 8355/8355-2 16,384-BIT ROM WITH I/O

- 2048 Words × 8 Bits
- Single + 5V Power Supply
- Directly compatible with 8085A and 8088 Microprocessors
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- Internal Address Latch
- 40-Pin DIP


The Intel® 8355 is a ROM and I/O chip to be used in the 8085A and 8088 microprocessor systems. The ROM portion is organized as 2048 words by 8 bits. It has a maximum acess time of 400 ns to permit use with no wait states in the 8085A CPU.


The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines and each I/O port line is individually programmable as input or output.

The 8355-2 has a 300ns access time for compatibility with the 8085A-2 and full speed 5 MHz 8088 microprocessors.

#### PIN CONFIGURATION

## **BLOCK DIAGRAM**





Symbol	Function	Symbol	Function	
ALE (Input)	When ALE (Address Latch Enable is high, $AD_{0-7}$ , $IO/\overline{M}$ , $A_{8-10}$ , CE, and $\overline{CE}$ enter address latched. The signals (AD, $IO/\overline{M}$ , $A_{8-10}$ , CE, $\overline{CE}$ ) are latched	CLK (Input)	The CLK is used to force the READY into its high impedance state after it has been forced low by $\overrightarrow{CE}$ low, CE high and ALE high.	
AD <sub>0</sub> -7 (Input)	in at the trailing edge of ALE.  Bidirectional Address/Data bus. The lower 8-bits of the ROM or I/O address are applied to the bus lines when ALE is high.  During an I/O cycle, Port A or B are selected based on the latched value of	READY (Output)	Ready is a 3-state output controlled by CE <sub>1</sub> , CE <sub>2</sub> , ALE and CLK. READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK (see Figure 6).  These are general purpose I/O pins.	
	AD <sub>0</sub> . If RD or IOR is low when the latched chip enables are active, the output buffers present data on the bus.	(Input/ Output)	Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for	
A <sub>8-10</sub> (Input)	These are the high order bits of the ROM address. They do not affect I/O operations.		write operations when the Chip Enables are active and $\overline{\text{IOW}}$ is low and a 0 was previously latched from AD <sub>0</sub> .	
CE <sub>1</sub> CE <sub>2</sub> (Input)	Chip Enable Inputs: CE <sub>1</sub> is active low and CE <sub>2</sub> is active high. The 8355 can be accessed only when <u>BOTH</u> Chip Enables are active at the time the ALE		Read operation is selected by either $\overline{IOR}$ low and active Chip Enables and AD <sub>0</sub> low, or $\overline{IO/M}$ high, $\overline{RD}$ low, active chip enables, and AD <sub>0</sub> low.	
	signal latches them up. If either Chip Enable input is not active, the $AD_{0-7}$ and READY outputs will be in a high impedance state.	PB <sub>0-7</sub> (Input/ Output)	This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from $AD_0$ .	
IO/M	If the latched $IO/\overline{M}$ is high when $\overline{RD}$ is	RESET (Input)	An input high on RESET causes all pins in Port A and B to assume input mode.	
(Input)	low, the output data comes from an I/O port. If it is low the output data comes from the ROM.	IOR (Input)	When the Chip Enables are active, a low on IOR will output the selected I/O port onto the AD bus. IOR low performs the	
RD , (Input) ,	If the latched Chip Enables are active when $\overline{RD}$ goes low, the $AD_{0-7}$ output buffers are enabled and output either the selected ROM location or I/O port. When both $\overline{RD}$ and $\overline{IOR}$ are high, the		same function as the combination $IO/\overline{M}$ high and $\overline{RD}$ low. When $\overline{IOR}$ is not used in a system, $\overline{IOR}$ should be tied to $V_{CC}$ ("1").	
	AD <sub>0-7</sub> output buffers are 3-state.	Vcc	+5 volt supply.	
IOW (Input)	If the latched Chip Enables are active, a low on $\overline{\text{IOW}}$ causes the output port pointed to by the latched value of AD <sub>0</sub> to be written with the data on AD <sub>0-7</sub> . The state of $\overline{\text{IO/M}}$ is ignored.	Vss	Ground Reference.	

# FUNCTIONAL DESCRIPTION ROM Section

The 8355 contains an 8-bit address latch which allows it to interface directly to MCS-48 and MCS-85 Microcomputers without additional hardware.

The ROM section of the chip is addressed by an 11-bit address and the Chip Enables. The address and levels on the Chip Enable pins are latched into the address latches on the falling edge of ALE. If the latched Chip Enables are active and  $IO/\overline{M}$  is low when  $\overline{RD}$  goes low, the contents of the ROM location addressed by the latched address are put out through  $AD_{0-7}$  output buffers.

#### I/O Section

The I/O section of the chip is addressed by the latched value of AD<sub>0-1</sub>. Two 8-bit Data Direction Registers (DDR) in 8355 determine the input/output status of each pin in the corresponding ports. A "0" in a particular bit position of a DDR signifies that the corresponding I/O port bit is in the input mode. A "1" in a particular bit position signifies that the corresponding I/O port bit is in the output mode. In this manner the I/O ports of the 8355 are bit-by-bit programmable as inputs or outputs. The table summarizes port and DDR designation. DDR's cannot be read.

AD <sub>1</sub>	AD <sub>0</sub>	Selection
0	0	Port A
0	1	Port B
1	0	Port A Data Direction Register (DDR A)
1	1	Port B Data Direction Register (DDR B)


When  $\overline{IOW}$  goes low and the Chip Enables are active, the data on the AD<sub>0-7</sub> is written into I/O port selected by the latched value of AD<sub>0-1</sub>. During this operation all I/O bits of the selected port are affected, regardless of their I/O mode and the state of IO/ $\overline{M}$ . The actual output level does not change until  $\overline{IOW}$  returns high (glitch free output).

A port can be read out when the latched Chip Enables are active and either  $\overrightarrow{RD}$  goes low with  $IO/\overline{M}$  high, or  $\overrightarrow{IOR}$  goes low. Both input and output mode bits of a selected port will appear on lines  $AD_{0-7}$ .

To clarify the function of the I/O ports and Data Direction Registers, the following diagram shows the configuration of one bit of PORT A and DDR A. The same logic applies to PORT B and DDR B.

Note that hardware RESET or writing a zero to the DDR latch will cause the output latch's output buffer to be disabled, preventing the data in the output latch from being passed through to the pin. This is equivalent to putting the port in the input mode. Note also that the data can be written to the Output Latch even though the Output Buffer has been disabled. This enables a port to be initialized with a value prior to enabling the output.

The diagram also shows that the contents of PORT A and PORT B can be read even when the ports are configured as outputs.



WRITE PA =  $(\widetilde{IOW}=0) \bullet (CHIP ENABLES ACTIVE) \bullet (PPRT A ADDRESS SELECTED)$ WRITE DDR A =  $(\widetilde{IOW}=0) \bullet (CHIP ENABLES ACTIVE) \bullet (DDR A ADDRESS SELECTED)$ READ PA =  $\{(IO)\widetilde{M}=1) \bullet (\widetilde{RO}=0)\} + (I\widetilde{OR}=0)\} \bullet (CHIP ENABLES ACTIVE) \bullet (PORTA ADDRESS SELECTEU)$ 

NOTE: WRITE PA IS NOT QUALIFIED BY IC/M.

### System Interface with 8085A and 8088

A system using the 8355 can use either one of the two I/O Interface techniques:

- Standard I/O
- Memory Mapped I/O

If a standard I/O technique is used, the system can use the feature of both CE and  $\overline{\text{CE}}$ . By using a combination of unused address lines  $A_{11-15}$  and the Chip Enable inputs, the system can use up to 5 each 8355's without requiring a CE decoder. See Figure 2a and 2b.

If a memory mapped I/O approach is used the 8355 will be selected by the combination of both the Chip Enables and IO/M using the  $AD_{8-15}$  address lines. See Figure 1.






Figure 1. 8355 in 8085A System (Memory-Mapped I/O)

#### 8088 FIVE CHIP SYSTEM

Figure 2a shows a five chip system containing:

- 1.25 K Bytes RAM
- 2 K Bytes ROM
- 38 I/O Pins
- 1 Internal Timer
- 2 Interrupt Levels





Note: Use  $\overline{CE}_1$  for the first 8755A in the system, and CE2 for the other 8755A's. Permits up to 5-8755A's in a system without CE decoder.

Figure 2b. 8355 in 8085A System (Standard I/O)

## **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias ... 0°C to +70°C
Storage Temperature .-65°C to +150°C
Voltage on Any Pin
With Respect to Ground .-0.5V to +7V
Power Dissipation ... 1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. CHARACTERISTICS** $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	V <sub>CC</sub> = 5.0V
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> +0.5	٧	V <sub>CC</sub> = 5.0V
Vol	Output Low Voltage		0.45	V	I <sub>OL</sub> = 2mA
Voн	Output High Voltage	2.4		V	$I_{OH} = -400 \mu A$
կլ	Input Leakage		10	μΑ	$V_{IN} = V_{CC}$ to 0V
I <sub>LO</sub>	Output Leakage Current		±10	μΑ	0.45V ≤V <sub>OUT</sub> ≤V <sub>CO</sub>
Icc	V <sub>CC</sub> Supply Current		180	mA	
		1	1	I	

## **A.C. CHARACTERISTICS** $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

Symbol	Parameter	8355		8355-2 (Preliminary)		
		Min.	Max.	Min.	Max.	Units
toyo	Clock Cycle Time	320		200		ns
Τ1	CLK Pulse Width	80		40		ns
T <sub>2</sub>	CLK Pulse Width	120		70		ns
t <sub>f</sub> ,t <sub>r</sub>	CLK Rise and Fall Time		30		30	ns
tAL	Address to Latch Set Up Time	50		30		ns
tLA	Address Hold Time after Latch	80		30		ns
tLC	Latch to READ/WRITE Control	100		40		ns
tRD	Valid Data Out Delay from READ Control		170		140	ns
t <sub>AD</sub>	Address Stable to Data Out Valid		400		330	ns
tLL	Latch Enable Width	100		70		ns
trdf	Data Bus Float after READ	0	100	0	85	ns
tcL	READ/WRITE Control to Latch Enable	20		10		ns
tcc	READ/WRITE Control Width	250		200		ns
t <sub>DW</sub>	Data In to Write Set Up Time	150		150		ns
twp	Data In Hold Time After WRITE	10		10		ns
twp	WRITE to Port Output		400		400	ns
tpR	Port Input Set Up Time	50		50		ns
t <sub>RP</sub>	Port Input Hold Time	50		50		ns
tryh	READY HOLD Time	0	160	0	160	ns
tary	ADDRESS (CE) to READY		160		160	ns
t <sub>RV</sub>	Recovery Time Between Controls	300		200		ns
trde	READ Control to Data Bus Enable	10		10		ns

Note: CLOAD = 150pF

### Input Waveform for A.C. Tests:






Figure 3. Clock Specification for 8355





Figure 4. ROM Read and I/O Read and Write

#### a. Input Mode



## b. Output Mode




Figure 5. I/O Port Timing




Figure 6. Wait State Timing (Ready = 0)