

# TYPES SN54LS589, SN74LS589

## 8-BIT SHIFT REGISTERS WITH INPUT LATCHES AND 3-STATE OUTPUT


REVISED DECEMBER 1983

- 8-Bit Parallel Storage Register Inputs
- Shift Register has Direct Overriding Load and Power-Up Clear
- Guaranteed Shift Frequency . . . DC to 20 MHz


### description

The 'LS589 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register with 3-state outputs. Both the storage register and shift register have positive-edge triggered clocks. The shift register has a direct load (from storage) input.

SN54LS589 . . . J PACKAGE  
SN74LS589 . . . J OR N PACKAGE  
(TOP VIEW)



SN54LS589 . . . FK PACKAGE  
SN74LS589 . . . FN PACKAGE  
(TOP VIEW)



NC - No internal connection

### schematics of inputs and outputs

EQUIVALENT OF SERIAL AND DATA INPUTS	EQUIVALENT OF ALL OTHER INPUTS	QH' OUTPUT
<p style="text-align: center;">Serial: <math>R_{eq} = 20\text{ k}\Omega</math> Nom A thru H: <math>R_{eq} = 25\text{ k}\Omega</math> Nom</p>	<p style="text-align: center;">RCK, SRCK: <math>R_{eq} = 10\text{ k}\Omega</math> Nom All other: <math>R_{eq} = 13\text{ k}\Omega</math> Nom</p>	<p style="text-align: center;">120 <math>\Omega</math> NOM</p>

**PRODUCTION DATA**  
This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS INSTRUMENTS**  
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

3-1131

**3**  
TTL DEVICES

**TYPES SN54LS589, SN74LS589**  
**8-BIT SHIFT REGISTERS WITH INPUT LATCHES AND 3-STATE OUTPUT**

logic diagram



Pin numbers shown on logic notation are for J or N packages.


3

TTL DEVICES

# TYPES SN54LS589, SN74LS589

## 8-BIT SHIFT REGISTERS WITH INPUT LATCHES AND 3-STATE OUTPUT

logic symbol†



Pin numbers shown on logic notation are for J or N packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS589	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74LS589	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to the network ground terminal.

### recommended operating conditions

		SN54LS'			SN74LS'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage	0.7			0.8			V
$I_{OH}$	High-level output current	-1			-1			mA
$I_{OL}$	Low-level output current	8			16			mA
$f_{SRCK}$	Shift clock frequency	0		20	0		20	MHz
$t_w$	Pulse duration	SRCK	High	15	15			ns
			Low	35	35			
		RCK	20	20				
	SRLOAD	40		40				
$t_{su}$	Setup time	Data before RCK $\uparrow$	20		20			ns
		SER before SRCK $\uparrow$	20		20			
		SRLOAD inactive before SRCK $\uparrow$	30		30			
		RCK $\uparrow$ before SRLOAD $\uparrow$ (see Note 2)	40		40			
$t_h$	Hold time	Data after RCK $\uparrow$	0		0			ns
		SER after SRCK $\uparrow$	0		0			
$T_A$	Operating free-air temperature	-55		125	0		70	$^{\circ}\text{C}$

NOTE 2: The RCK  $\uparrow$  to SRLOAD setup time ensures the data saved by RCK  $\uparrow$  will also be loaded into the counter.

3

TTL DEVICES

# TYPES SN54LS589, SN74LS589

## 8-BIT SHIFT REGISTERS WITH INPUT LATCHES AND 3-STATE OUTPUT

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS*		SN74LS*		UNIT
		MIN	TYP‡	MAX	MIN	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.5		-1.5		V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -1 mA	2.4	3.2	2.4	3.2	V
V <sub>OL</sub>	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 8 mA		0.25 0.4		V
		I <sub>OL</sub> = 16 mA		0.35 0.5		
I <sub>OZH</sub>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.7 V	20		20		μA
I <sub>OZL</sub>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.4 V	-0.2		-0.2		mA
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V	-0.1		-0.1		mA
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	20		20		μA
I <sub>IL</sub>	SER, A → H	-0.4		-0.4		mA
	Others	-0.2		-0.2		
I <sub>OS</sub> §	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 V	-20	-100	-20	-100	mA
I <sub>CC</sub>	I <sub>CCH</sub>	30 45		30 45		mA
	I <sub>CCL</sub>	30 45		30 45		
	I <sub>CCZ</sub>	35 53		35 53		

† For conditions shown as MIN or MAX use the appropriate values specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS589			UNIT
				MIN	TYP	MAX	
f <sub>max</sub>	SRCK			20	35		MHz
t <sub>PLH</sub>	SRCK ↑	Q <sub>H</sub> '	R <sub>L</sub> = 1 kΩ, C <sub>L</sub> = 30 pf	15 23		ns	
t <sub>PHL</sub>				20 30			
t <sub>PLH</sub>	SRLOAD ↓	Q <sub>H</sub> '		38 57		ns	
t <sub>PHL</sub>				29 44			
t <sub>PLH</sub>	RCK ↑	Q <sub>H</sub> '	R <sub>L</sub> = 1 kΩ, C <sub>L</sub> = 30 pf, SRLOAD = L	41 60		ns	
t <sub>PHL</sub>				32 48			
t <sub>PZH</sub>	OC	Q <sub>H</sub> '	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 5 pf	10 15		ns	
t <sub>PZL</sub>				18 27			
t <sub>PHZ</sub>				20 30			
t <sub>PLZ</sub>				20 30			

NOTE 2: See General Information Section for load circuits and voltage waveforms.

3

TTL DEVICES

TYPES SN54LS589, SN74LS589  
 8-BIT SHIFT REGISTERS WITH INPUT LATCHES AND 3-STATE OUTPUT

timing diagram

'LS589

