inte

8202A DYNAMIC RAM CONTROLLER

- Provides All Signals Necessary to Control 2104A, 2117, or 2118 Dynamic Memories
- Directly Addresses and Drives Up to 64K Bytes Without External Drivers
- Provides Address Multiplexing and Strobes
- Provides a Refresh Timer and a Refresh Counter
- Refresh Cycles May be Internally or Externally Requested

- Provides Transparent Refresh Capability
- Fully Compatible with Intel® 8080A, 8085A, iAPX 88, and iAPX 86 Family Microprocessors
- Decodes CPU Status for Advanced Read Capability
- Provides System Acknowledge and Transfer Acknowledge Signals
- Internal Clock Capability with the 8202A-1

The Intel[®] 8202A is a Dynamic Ram System Controller designed to provide all signals necessary to use 2104A, 2117, or 2118 Dynamic RAMs in microcomputer systems. The 8202A provides multiplexed addresses and address strobes, as well as refresh/access arbitration. The 8202A-1 supports an internal crystal oscillator.



Symbol	Pin No.	Туре	Name and Function
AL_0 AL_1 AL_2 AL_3 AL_4 AL_5 AL_6/OP_3	6 8 10 12 14 16 18	 	Address Low: CPU address in- puts used to generate memory row address. AL ₆ /OP ₃ used to select 4K RAM mode.
AH ₀ AH ₁ AH ₂ AH ₃ AH ₄ AH ₅ AH ₆	5 4 3 2 1 39 38	 	Address High: CPU address in- puts used to generate memory column address.
BO B ₁ /OP ₁	24 25	1	Bank Select Inputs: Used to gate the appropriate RAS_0 - RAS_3 output for a memory cycle. B_1/OP_1 option used to select the Advanced Read Mode.
PCS	33	1	Protected Chip Select: Used to enable the memory read and write inputs. Once a cycle is started, it will not abort even if PCS goes inactive before cycle completion.
WR	31	I	Memory Write Request.
RD/S1	32	1	Memory Read Request: S1 function used in Advanced Read mode selected by OP ₁ (pin 25).
REFRQ/ ALE	34	1	External Refresh Request: ALE function used in Advanced Read mode, selected by OP ₁ (pin 25).
	7 9 11 13 15 17 19	0 0 0 0 0 0	Output of the Multiplexer: These outputs are designed to drive the addresses of the Dy- namic RAM array. For 4K RAM operation, \overline{OUT}_6 is designed to drive the 2104A \overline{CS} input. (Note that the \overline{OUT}_{0-6} pins do not re- quire inverters or drivers for proper operation.
WE	28	0	Write Enable: Drives the Write Enable inputs of the Dynamic RAM array.
CAS	27	0	Column Address Strobe: This output is used to latch the Col- umn Address into the Dynamic RAM array.

Table	1.	Pin	Descriptions	
-------	----	-----	--------------	--

Symbol	Pin No.	Туре	Name and Function
RAS ₀ RAS ₁ RAS ₂ RAS ₃	21 22 23 26	0 0 0 0	Row Address Strobe: Used to latch the Row Address into the bank of dynamic RAMs, selected by the 8202A Bank Select pins (B_0 , B_1 /OP ₁).
XACK	29	0	Transfer Acknowledge: This output is a strobe indicating val- id data during a read cycle or data written during a write cycle. XACK can be used to latch valid data from the RAM array.
SACK	30	0	System Acknowledge: This output indicates the beginning of a memory access cycle. It can be used as an advanced trans- fer acknowledge to eliminate wait states. (Note: If a memory access request is made during a refresh cycle, SACK is delayed until XACK in the memory ac- cess cycle).
(X ₀) OP ₂ (X ₁) CLK	36 37	1/0 1/0	Oscillator Inputs: These inputs are designed for a quartz crystal to control the frequency of the oscillator. If X_0/OP_2 is connect- ed to a 1K Ω resistor pulled to +12V then X_1/CLK becomes a TTL input for an external clock.
N.C.	35		Reserved for future use.
Vcc	40		Power Supply:+5V.
GND	20		Ground.

NOTE: Crystal mode for the 8202A-1 only.



Figure 3. Crystal Operation for the 8202A-1

AFN 01838A

Functional Description

The 8202A provides a complete dynamic RAM controller for microprocessor systems as well as expansion memory boards. All of the necessary control signals are provided for 2104A, 2117, and 2118 dynamic RAM's.

All 8202A timing is generated from a single reference clock. This clock is provided via an external oscillator or an on chip crystal oscillator. All output signal transitions are synchronous with respect to this clock reference, except for the CPU handshake signals SACK and XACK (trailing edge).

CPU memory requests normally use the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs. The advanced READ mode allows ALE and S1 to be used in place of the $\overline{\text{RD}}$ input.

Failsafe refresh is provided via an internal refresh timer which generates internal refresh requests. Refresh requests can also be generated via the REFRQ input.

An on-chip synchronizer/arbiter prevents memory and refresh requests from affecting a cycle in progress. The READ, WRITE, and external REFRESH requests may be asynchronous to the 8202A clock; on-chip logic will synchronize the requests, and the arbiter will decide if the requests should be delayed, pending completion of a cycle in progress.

Option Selection

The 8202A has three strapping options. When OP₁ is selected (16K mode only), pin 32 changes from a $\overline{\text{RD}}$ input to an S1 input, and pin 34 changes from a REFREQ input to an ALE input. See "Refresh Cycles" and "Read Cycles" for more detail. OP₁ is selected by tying pin 25 to +12V though a 5.1K ohm resistor.

When OP_2 is selected, by connecting pin 36 to +12V through a 1K ohm resistor, pin 37 changes from a crystal input (X₁) to the CLK input for an external TTL clock.

OP3 is selected by connecting Pin 18 to +12V through a 5.1K ohm resistor. The 8202A will change its internal refresh timer from 128-row refresh (2118, 2117) to 64-row refresh (2104A).

Refresh Timer

The refresh timer is used to monitor the time since the last refresh cycle occurred. When the appropriate amount of time has elapsed, the refresh timer will request a refresh cycle. External refresh requests will reset the refresh timer.

Refresh Counter

The refresh counter is used to sequentially refresh all of the memory's rows. The 8-bit counter is incremented after every refresh cycle.

Address Multiplexer

The address multiplexer takes the address inputs and the refresh counter outputs, and gates them onto the address outputs at the appropriate time. The address outputs, in conjunction with the RAS and CAS outputs, determine the address used by the dynamic RAMs for read, write, and refresh cycles. During the first part of a read or write cycle, AL_0-AL_6 are gated to $\overline{OUT}_0-\overline{OUT}_6$, then AH_0-AH_6 are gated to the address outputs.

During a refresh cycle, the refresh counter is gated onto the address outputs. All refresh cycles are RAS-only refresh (CAS inactive, RAS active).

To minimize buffer delay, the information on the address outputs is inverted from that on the address inputs.

 $\overline{\text{OUT}}_0 - \overline{\text{OUT}}_6$ do not need inverters or buffers unless additional drive is required.

Synchronizer/Arbiter

The 8202A has three inputs, REFRQ/ALE (pin 34), \overline{RD} (pin 32) and \overline{WR} (pin 31). The \overline{RD} and \overline{WR} inputs allow an external CPU to request a memory read or write cycle, respectively. The REFRQ/ALE allows refresh requests to be requested external to the 8202A.

All three of these inputs may be asynchronous with respect to the 8202A's clock. The arbiter will resolve conflicts between refresh and memory requests, for both pending cycles and cycles in progress. Read and write requests will be given priority over refresh requests.

System Operation

The 8202A is always in one of the following states:

- a) IDLE
- b) TEST Cycle
- c) REFRESH Cycle
- d) READ Cycle
- e) WRITE Cycle

The 8202A is normally in the IDLE state. Whenever one of the other cycles is requested, the 8202A will leave the IDLE state to perform the desired cycle. If no other cycles are pending, the 8202A will return to the IDLE state.

Description	Pin #	Normal Function	Option Function
B1/OP1	25	Bank (RAS) Select	Advanced-Read Mode
X ₀ /OP ₂	36	Crystal Oscillator (8202A-1)	External Oscillator
AL6/OP3	18	Address Input	64-ROW Refresh

Figure 4. 8202A Option Selection

Test Cycle

The TEST Cycle is used to check operation of several 8202A internal functions. TEST cycles are requested by activating the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs, independent of $\overline{\text{PCS}}$. The TEST Cycle will reset the refresh address counter and perform a WRITE Cycle. The TEST Cycle should not be used in normal system operation, since it would affect the dynamic RAM refresh.

Refresh Cycles

The 8202A has two ways of providing dynamic RAM refresh:

- 1) Internal (failsafe) refresh
- 2) External (hidden) refresh

Both types of 8202A refresh cycles activate all of the \overline{RAS} outputs, while \overline{CAS} , \overline{WE} , \overline{SACK} , and \overline{XACK} remain inactive.

Internal refresh is generated by the on-chip refresh timer. The timer uses the 8202A clock to ensure that refresh of all rows of the dynamic RAM occurs every 2 milliseconds. If REFRQ is inactive, the refresh timer will request a refresh cycle every 10-16 microseconds.

External refresh is requested via the REFRQ input (pin 34). External refresh control is not available when the Advanced-Read mode is selected. External refresh requests are latched, then synchronized to the 8202A clock.

The arbiter will allow the refresh request to start a refresh cycle only if the 8202A is not in the middle of a cycle.

Simultaneous memory request and external refresh request will result in the memory request being honored first. This 8202A characteristic can be used to "hide" refresh cycles during system operation. A circuit similar to Figure 5 can be used to decode the CPU's instruction fetch status to generate an external refresh request. The refresh request is latched while the 8202A performs the instruction fetch; the refresh cycle will start immediately after the memory cycle is completed, even if the \overline{RD} input has not gone inactive. If the CPU's instruction decode time is long enough, the 8202A can complete the refresh cycle before the next memory request is generated.

Certain system configurations require complete external refresh requests. If external refresh is requested faster than the minimum internal refresh timer (t_{REF}), then, in effect, all refresh cycles will be caused by the external refresh request, and the internal refresh timer will never generate a refresh request.



Figure 5. Hidden Refresh

Read Cycles

The 8202A can accept two different types of memory Read requests:

1) Normal Read, via the RD input

2) Advanced Read, using the S1 and ALE inputs

The user can select the desired Read request configuration via the B1/OP1 hardware strapping option on pin 25.

	Normal Read	Advanced Read
Pin 25	B1 input	+12 Volt Option
Pin 32	RD input	S1 input
Pin 34	REFRQ input	ALE input
# RAM banks	4 (RAS 0-3)	2 (RAS 2-3)
Ext. Refresh	Yes	No

Figure 6. 8202A Read Options

Normal Reads are requested by activating the $\overline{\text{RD}}$ input, and keeping it active until the 8202A responds with an XACK pulse. The $\overline{\text{RD}}$ input can go inactive as soon as the command hold time (t_{CHS}) is met.

Advanced Read cycles are requested by pulsing ALE while S1 is active; if S1 is inactive (low) ALE is ignored. Advanced Read timing is similiar to Normal Read timing, except the falling edge of ALE is used as the cycle start reference.

If a Read cycle is requested while a refresh cycle is in progress, then the 8202A will set the internal delayed-SACK latch. When the Read cycle is eventually started, the 8202A will delay the active SACK transition until XACK goes active, as shown in the AC timing diagrams. This delay was designed to compensate for the CPU's READY setup and hold times. The delayed–SACK latch is cleared after every READ cycle.

Based on system requirements, either SACK or XACK can be used to generate the CPU READY signal. XACK will

AFN 01838A

normally be used; if the CPU can tolerate an advanced READY, then \overline{SACK} can be used, but only if the CPU can tolerate the amount of advance provided by \overline{SACK} . If \overline{SACK} arrives too early to provide the appropriate number of WAIT states, then either \overline{XACK} or a delayed form of \overline{SACK} should be used.

Write Cycles

Write cycles are similiar to Normal Read cycles, except for the $\overline{\text{WE}}$ output. $\overline{\text{WE}}$ is held inactive for Read cycles, but goes active for Write cycles. All 8202A Write cycles are "early-write" cycles; $\overline{\text{WE}}$ goes active before CAS goes active by an amount of time sufficient to keep the dynamic RAM output buffers turned off.

General System Considerations

All memory requests (Normal Reads, Advanced Reads, Writes) are qualified by the \overrightarrow{PCS} input. \overrightarrow{PCS} should be stable, either active or inactive, prior to the leading edge of \overrightarrow{RD} , \overrightarrow{WR} , or ALE. Systems which use battery backup should pullup \overrightarrow{PCS} to prevent erroneous memory requests, and should also pullup \overrightarrow{WR} to keep the 8202A out of its test mode.

In order to minimize propagation delay, the 8202A uses an inverting address multiplexer without latches. The system must provide adequate address setup and hold times to guarantee \overline{RAS} and \overline{CAS} setup and hold times for the RAM. The 8202A t_{AD} AC parameter should be used for this system calculation.

The B0-B1 inputs are similiar to the address inputs in that they are not latched. B0 and B1 should not be changed during a memory cycle, since they directly control which RAS output is activated.

The 8202A uses a two-stage synchronizer for the memory request inputs (RD, \overline{WR} , ALE), and a separate two stage synchronizer for the external refresh input (REFRQ). As with any synchronizer, there is always a finite probability of metastable states inducing system errors. The 8202A synchronizer was designed to have a system error rate less than 1 memory cycle every three years based on the full operating range of the 8202A.

and the second secon

e en al construir de la constru Construir de la A microprocessor system is concerned with the time data is valid after $\overline{\text{RD}}$ goes low. See Figure 7. In order to calculate memory read access times, the dynamic RAM's A.C. specifications must be examined, especially the RAS-access time (t_{RAC}) and the CAS-access time (t_{CAC}). Most configurations will be CAS-access limited; i.e., the data from the RAM will be stable t_{CC,max} (8202A) + t_{CAC} (RAM) after a memory read cycle is started. Be sure to add any delays (due to buffers, data latches, etc.) to calculate the overall read access time.

Since the 8202A normally performs "early-write" cycles, the data must be stable at the RAM data inputs by the time \overline{CAS} goes active, including the RAM's data setup time. If the system does not normally guarantee sufficient write data setup, you must either delay the \overline{WR} input signal or delay the 8202A \overline{WE} output.

Delaying the \overline{WR} input will delay all 8202A timing, including the READY handshake signals, \overline{SACK} and \overline{XACK} , which may increase the number of WAIT states generated by the CPU.

If the $\overline{\text{WE}}$ output is externally delayed beyond the $\overline{\text{CAS}}$ active transition, then the RAM will use the falling edge of $\overline{\text{WE}}$ to strobe the write data into the RAM. This $\overline{\text{WE}}$ transition should not occur too late during the CAS active transition, or else the $\overline{\text{WE}}$ to $\overline{\text{CAS}}$ requirements of the RAM will not be met.



Figure 7. Read Access Time

الا المراجع من المحلية من المراجع من المحليطين من المحلية المراجع المحلية المحلية المحلية المحلية المحلية المح المحلية المحلية

intel

PRELIMINARY



Figure 8. Typical 8088 System

ABSOLUTE MAXIMUM RATINGS'

*NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS	$T_A = 0^{\circ}C$ to 70°C; $V_{CC} = 5.0V \pm 10\%$; GND = OV
----------------------	---

Symbol	Parameter	Min	Max	Units	Test Conditions
V _C	Input Clamp Voltage	•	-1.0	V	$I_{\rm C} = -5 \rm mA$
ICC	Power Supply Current		270	mA	₩
IF .	Forward Input Current	general de la composition de la composi		4 A.	
	CLK		-2.0	mA	$V_{F} = 0.45V$
	All Other Inputs ³	· · ·	-320	μA	$V_{F} = 0.45 V$
IR	Reverse Input Current ³		40	μA	V _R = V _{CC} (Note 1)
Vol	Output Low Voltage				
	SACK, XACK		0.45	l v	$l_{OL} = 5 \text{ mA}$
	All Other Outputs	5 S	0.45	v	$I_{OL} = 3 \text{ mA}$
VOH	Output High Voltage				$V_{\rm H} = 0.65 V$
	SACK, XACK	2.4		v v	$I_{OH} = -1 \text{ mA}$
	All Other Outputs	2.6		V	$I_{OH} = -1 \text{ mA}$
VIL	Input Low Voltage		0.8	v	V _{CC} = 5.0V (Note 2)
VIH1	Input High Voltage	2.0		v	$V_{CC} = 5.0V$
VIH2	Option Voltage			v	(Note 4)
C _{IN}	Input Capacitance		30	pF	F = 1 MHz $V_{\text{BIAS}} = 2.5\text{V}, V_{\text{CC}} = 5\text{V}$ $T_{\text{A}} = 25^{\circ}\text{C}$

NOTES:

1. $I_B = 200$ mA for pin 37 (CLK) for external clock mode.

2. For test mode RD & WR must be held at GND.

3. Except for pin 36.

4.



AFN 01838A

A.C. CHARACTERISTICS

$T_{\mbox{\scriptsize A}}$ = 0°C to 70°C, $V_{\mbox{\scriptsize CC}}$ = 5V \pm 10%

Measurements made with respect to \overline{RAS}_0 - \overline{RAS}_3 , \overline{CAS} , \overline{WE} , \overline{OUT}_0 - \overline{OUT}_6 are at 2.4V and 0.8V. All other pins are measured at 1.5V. All times are in nsec.

Symbol	Parameter	Min	Max	Notes
tp	Clock Period	40	54	
^t PH	External Clock High Time	20		
tPL	External Clock Low Time—above (>) 20 mHz	17		
^t PL	External Clock Low Time—below (<) 20 mHz	20		
tRC	Memory Cycle Time	10t _P - 30	12tp	4, 5
^t REF	Refresh Time (64 cycles—4K mode)	548tp	576tp	
^t REF	Refresh Time (128 cycles—16K mode)	264tp	288tp	
t _{RP}	RAS Precharge Time	4tp - 30		
^t RSH	RAS Hold After CAS	5tp - 30		3
tASR	Address Setup to RAS	tp - 30		3
^t RAH	Address Hold From RAS	tp - 10		3
tASC	Address Setup to CAS	tp - 30		3
^t CAH	Address Hold from CAS	5tp - 20		3
^t CAS	CAS Pulse Width	5tp - 10		
twcs	WE Setup to CAS	tp - 40		
twch	WE Hold After CAS	5tp - 35		8
t _{RS}	RD, WR, ALE, REFRQ delay from RAS	5tp		
tMRP	RD, WR setup to RAS	0		5
^t RMS	REFRQ setup to RD, WR	2tp		
^t RMP	REFRQ setup to RAS	2tp		5
^t PCS	PCS Setup to RD, WR, ALE	20		
tAL	S1 Setup to ALE	15		
tLA	S1 Hold from ALE	30		
tCR	RD, WR, ALE to RAS Delay	tp + 30	2tp + 70	2
tCC	RD, WR, ALE to CAS Delay	3tp + 25	4tp + 85	2
tsc	CMD Setup to Clock	15		1
^t MRS	RD, WR setup to REFRQ	5		
tCA	RD, WR, ALE to SACK Delay		2tp + 47	2
tcx	CAS to XACK Delay	5tp - 25	5tp + 20	
tcs	CAS to SACK Delay	5tp - 25	5tp + 40	2
tACK	XACK to CAS Setup	10		
txw	XACK Pulse Width	tp — 25	an and a	7
tск	SACK, XACK turn-off Delay		35	
tксн	CMD Inactive Hold after SACK, XACK	10		
tLL	REFRQ Pulse Width	20		
tCHS	CMD Hold Time	30		
^t RFR	REFRQ to RAS Delay		4tp + 100	6
tww	WR to WE Delay	0	50	8
t _{AD}	CPU Address Delay	0	40	3

WAVEFORMS





Advanced Read Mode



1-77

WAVEFORMS (cont'd)

Memory Compatibility Timing



Write Cycle Timing



WAVEFORMS (cont'd)

Read or Write Followed By External Refresh



External Refresh Followed By Read or Write



WAVEFORMS (cont'd)

Clock And System Timing



Table 2 8202A Output Test Loading.

Pin	Test Load
SACK, XACK	$C_L = 30 \text{ pF}$
OUT ₀ -OUT ₆	$C_L = 160 \text{ pF}$
RAS ₀ -RAS ₃	$C_L = 60 \text{ pF}$
WE	$C_L = 224 \text{ pF}$
CAS	$C_L = 320 \text{ pF}$

NOTES:

- 1. t_{SC} is a reference point only. ALE, \overline{RD} , \overline{WR} , and REFRQ inputs do not have to be externally synchronized to 8202A clock.
- 2. If $t_{\mbox{RS}}$ min and $t_{\mbox{MRS}}$ min are met then, $t_{\mbox{CA}},\,t_{\mbox{CR}},$ and $t_{\mbox{CC}}$ are valid, otherwise t_{CS} is valid.
- 3. tASR, tRAH, tASC, tCAH, and tRSH depend upon B0-B1 and CPU address remaining stable throughout the memory cycle. The address inputs are not latched by the 8202A.
- 4. For back-to-back refresh cycles, $t_{RC} max = 13tp$
- 5. tRC max is valid only if tRMP min is met (READ, WRITE followed by REFRESH) or t_{MRP} min is met (REFRESH followed by READ, WRITE).
- t_{RFR} is valid only if t_{RS} min and t_{RMS} min are met.
 t_{XW} min applies when RD, WR has already gone high. Otherwise XACK follows RD, WR.
- 8. WE goes high according to t_{WCH} or t_{WW} , whichever occurs first.

The typical rising and falling characteristic curves can be used to determine the effects of capacitive loading on the A.C. Timing Parameters. Using this design tool in conjunction with the timing waveforms, the designer can determine typical timing shifts based on system capacitive load.



A.C. CHARACTERISTICS FOR DIFFERENT CAPACITIVE LOADS



NOTE:

Use the Test Load as the base capacitance for estimating timing shifts for system critical timing parameters.

TYPICAL CONDITIONS:

 $\begin{array}{l} \mathsf{T_A}=25^\circ\mathsf{C}\\ \mathsf{V_{CC}}=+5\mathsf{V}\\ \mathsf{t_p}=50 \; \mathsf{ns} \end{array}$

Pins not under test are loaded with Test Load / capacitance. Example: Find the effect on t_{CR} and t_{CC} using 64 2118 Dynamic RAMs configured in 4 banks.

- 1. Determine the typical RAS and CAS capacitance: From the data sheet RAS = 4 pF and CAS = 4 pF.
 - ∴ RAS load = 64 pF + board capacitance.
 CAS load = 256 pF + board capacitance.
 Assume 2 pF/in (trace length) for board capacitance.
- 2. From the waveform diagrams, we determine that the falling edge timing is needed for t_{CR} and t_{CC} . Next find the curve that *best* approximates the test load; i.e., 68 pF for RAS and 330 pF for CAS.

3. If we use 72 pF for RAS loading, then the t_{CR} (max.) spec should be increased by *about* 1 ns. Similarly if we use 288 pF for CAS, then t_{CC} (min.) and (max.) should decrease about 1 ns.