MSI

DM54/DM74LS168,LS169

General Description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs all change at the same time when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising edge of the clock waveform.

These counters are fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count-enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable the carry output. The carry

Synchronous 4-Bit Up/Down Counters


output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the Q_A output when counting up, and approximately equal to the low portion of the Q_A output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable \overline{P} , enable \overline{T} , load, up/down), which modify the operating mode, have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


Features


- Fully synchronous operation for counting and programming
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Fully independent clock circuit

Connection Diagram




54LS168/74LS168(J), (N), (W); 54LS169/74LS169(J), (N), (W) MSI DM54/DM74LS168,LS169 Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) DM54LS/74LS168, LS169 CONDITIONS UNITS PARAMETER TYP(1) MAX MIN High Level Input Voltage 2 v VIH 0.7 DM54 ViL Low Level Input Voltage v DM74 0.8 V_{CC} = Min, I₁ = -18 mA -1.5 v V_1 Input Clamp Voltage -400 μA High Level Output Current IQH DM54 High Level Output Voltage V_{CC} = Min, V_{IH} = 2V 2.5 3.4 VOH v DM74 2.7 $V_{1L} = Max$, $I_{OH} = -400 \mu A$ 3.4 DM54 Low Level Output Current 4 IOL mΑ DM74 8 $I_{OL} = 4 \text{ mA}$ Vol Low Level Output Voltage V_{CC} = Min 0.25 0.4 V_{iH} = 2V V I_{OL} = 8 mA, DM74 0.35 0.5 V_{IL} = Max Input Current at A, B, C, D, P, U/D 0.1 h, Maximum Input Voltage Clock, T $V_{CC} = Max, V_1 = 7V$ 0.2 mΑ 0.3 Load A, B, C, D, \overline{P} , U/ \overline{D} 20 High Level Input Current Ьн 40 $V_{CC} = Max$, $V_1 = 2.7V$ Clock, T μA 60 Load A, B, C, D, P, U/D -0.4 Low Level Input Current ιL $V_{CC} = Max, V_1 = 0.4V$ --0.8 mΑ Load , Clock -1.2 $V_{CC} = Max(2)$ -30 -130 Short Circuit Output Current los mΑ V_{CC} = Max(3) 20 34 Supply Current mΑ lcc Notes (1) All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. (2) Not more than one output should be shorted at a time, and duration of short circuit should not exceed one second. (3) I_{CC} is measured after applying a momentary 4.5V, then ground, to the clock input with all other inputs grounded and the outputs open. Switching Characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$ DM54LS/74LS168, LS169 FROM то PARAMETER CONDITIONS UNITS (INPUT) (OUTPUT) TYP MAX MIN Maximum Clock Frequency MHz 25 32 fMAX Propagation Delay Time, t_{PLH} 23 35 nş Low-to-High Level Output Clock Ripple Carry Propagation Delay Time, **t**PHL 23 35 ns High-to-Low Level Output Propagation Delay Time, **t**PLH 13 20 ns Low-to-High Level Output Clock Any Q **t**PHL Propagation Delay Time, $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ 15 23 ns High-to-Low Level Output Propagation Delay Time. tplh 10 15 ns Low-to-High Level Output Enable T **Ripple Carry** Propagation Delay Time, TPHL 16 23 ns High-to-Low Level Output **t**PLH Propagation Delay Time, 17 25 ns Low-to-High Level Output Up/Down (4) **Ripple Carry** Propagation Delay Time, TPHL 19 29 ns High-to-Low Level Output Width of Clock Pulse (High or Low) 25 ns tw(CLOCK) Data Inputs A, B, C, D Setup Time 20 ^tSETUP Enable P or T 25 ns 25 Load Up/Down 30 Hold Time Data Inputs A, B, C, D 0 tHOLD Enable P or T 0 ns Load, Up/Down 0 Notes (4) Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for LS168 or 15 for LS169), the ripple carry output will be out of phase.






2-88



MSI

DM54/DM74LS168,LS169



Sequence:

(1) Load (preset) to binary thirteen

(2) Count up to fourteen, fifteen, zero, one and two

(3) Inhibit

(4) Count down to one, zero, fifteen, fourteen and thirteen