
REVISED DECEMBER 1983

- 'LS56 Performs 50 to 1 Frequency Division (5 to 1, 5 to 1, and 10 to 1)
- 'LS57 Performs 60 to 1 Frequency Division (6 to 1, 5 to 1, and 10 to 1)
- Available in P or JG package (two P or JG Packages Fit in a Single 16-pin Socket)
- Maximum Clock Frequency 25 MHz Typical

SN54LS56, SN54LS57 . . . JG PACKAGE SN74LS56, SN74LS57 . . . JG OR P PACKAGE

(TOP VIEW)



FOR CHIP CARRIER INFORMATION, CONTACT THE FACTORY.

description


These frequency dividers are particularly useful in generating one second or one hour timing pulses from 50 Hz (European standard frequency) or 60 Hz (United States standard frequency). 50 to 1 frequency division is accomplished in the 'LS56 by connecting output Q_A to input CLKB. 60 to 1 frequency division in the 'LS57 is accomplished in the same way. More universal capabilities are evidenced by the 25 MHz typical ^fmax and the almost limitless frequency division possibilities when used in cascade. Two 'LS56 packages may be interconnected to give frequency division of 2500 to 1,625 to 1,100 to 1, etc. Two 'LS57 packages can be connected to generate frequency divisions of 3600 to 1, 1800 to 1, 900 to 1 etc.

The 'LS56 and 'LS57 frequency dividers consist of three separate counters, A, B, and C on a single monolithic substrate. The A counter divides by 5 to 1 in the 'LS56 and by 6 to 1 in the 'LS57. The B counter divides by 5 to 1 in both devices and is internally tied to the C counter which divides by 2 to 1. The resulting C counter output is 10 to 1. Both the 'LS56 and 'LS57 feature a clear pin which is common to all three counters, A, B, and C. When the clear pin is low, the counters are enabled. When the clear is high, the counters are disabled and their outputs are set to a low-level.


All three counters, A, B, and C trigger on the high-to-low transition of the clock input. All output waveforms are symmetrical except for the 5 to 1 outputs (A and B of the 'LS56 and B of the 'LS57). See the output waveform drawings below.

TTL DEVICES


input and output waveforms



logic diagram



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		
Input voltage: CLR		
	SN54LS'	
	SN74LS'	
Storage temperature range		—65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	• • • • • • • • • • • • • • • • • • • •		SN54LS'			SN74LS'		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage	,		0.7			0.8	V
ЮН	High-level output current			-1			-1	mA
lor	Low-level output current			8			16	mA
fclock	Clock frequency	0		15	0		15	MHz
t _r , t _f	Rise and fall time of clock ~			50			50	ns
t _W	Pulse width of clock or clear	30			30			ns
t _{su}	Clear inactive state set-up time	25			25			ns
TA	Operating free-air temperature	-55		125	0		70	°C

TYPES SN54LS56, SN54LS57, SN74LS56, SN74LS57 FREQUENCY DIVIDERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			SN54LS'			SN74LS'			
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = MIN,	I _I = - 18 mA				- 1.5			- 1.5	V
VOH		V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V,	I _{OH} = - 1 mA	2.5	3.4		2.7	3.4		. V
VOL		V _{CC} = MIN,		I _{OL} = 8 mA	1	0.25	0.4		0.25	0.4	,,
		VIL = MAX						0.35	0.5	٧	
I _I	CLKA, CLKB	V _{CC} = MAX		V _I = 5.5 V			0.2			0.2	
	CLR			V _I = 7 V			0.1			0.1	mA
Iн	CLKA, CLKB	V _{CC} = MAX,	V _I = 2.7 V				80			80	
	CLR						20			20	μΑ
IL	CLKA, CLKB	V _{CC} = MAX,	01.0.4	V _I = 0.4 V			- 3.2			- 3.2	
	CLR		CLH = UV,				- 0.2			- 0.2	mA
loss		V _{CC} = MAX,	CLR = 0 V,	V _O = 0 V	- 20		- 100	- 20		-100	mA
lcc		V _{CC} = MAX,	See Note 2			17	30		17	30	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM	то	TEST CONDITIONS -			'LS56			'LS57			
	(INPUT)	(OUTPUT)			MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
fmax	CLKA	Q_{A}	-		15	25		15	25		MHz	
f _{max}	CLKB	α _B , α _C			15	25	_	15	25		MHz	
^t PLH	СГКВ ОВ				8	15		8	15	ns		
tPHL		UB UB	*			14	25		14	25	ns	
tPLH*	CLKB	OL KD	0				18	30		18	30	ns
tPHL*		σC	$R_L = 1 k\Omega$,	C _L = 30 pF		24	35		24	35	ns	
tPLH	CLKA	OLKA	0				12	20		14	25	ns
tPHL		QA				14	25		18	30	ns	
tPHL	CLR	QA				17	30		17	30	ns	
tPHL	CLR	QΒ			L	17	30		17	30	ns	
^t PHL	CLR	σC				17	30		17	30	ns	

^{*} Times measured from CLKB to output QC are taken with output QB unloaded. NOTE 3: See General Information Section for load circuits and voltage waveforms.



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured by applying 4.5 V to the CLR pin with all other inputs grounded and the outputs open.