SDLS020D - MAY 1990 - REVISED FEBRUARY 2003


- Convert TTL Voltage Levels to MOS Levels
- High Sink-Current Capability
- Input Clamping Diodes Simplify System Design
- Open-Collector Driver for Indicator Lamps and Relays
- Inputs Fully Compatible With Most TTL Circuits

#### description/ordering information


These hex inverter buffers/drivers feature high-voltage open-collector outputs to interface with high-level circuits (such as MOS), or for driving high-current loads, and also are characterized for use as inverter buffers for driving TTL inputs. The 'LS06 devices have a rated output voltage of 30 V, and the SN74LS16 has a rated output voltage of 15 V. The maximum sink current for the SN54LS06 is 30 mA, and for the SN74LS06 and SN74LS16 it is 40 mA.

These devices are compatible with most TTL families. Inputs are diode-clamped to minimize transmission effects, which simplifies design. Typical power dissipation is 175 mW, and average propagation delay time is 8 ns.

SN54LS06 . . . J PACKAGE SN74LS06, SN74LS16 . . . D, DB, N, OR NS PACKAGE (TOP VIEW)







NC - No internal connection

#### ORDERING INFORMATION

TA	PACI	KAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
0°C to 70°C	PDIP – N	Tube	SN74LS06N	SN74LS06N		
	SOIC - D	Tube	SN74LS06D	LS06		
	30IC = D	Tape and reel	SN74LS06DR	L306		
	SOP - NS	Tape and reel	SN74LS06NSR	74LS06		
	SSOP – DB	Tape and reel	SN74LS06DBR	LS06		
–55°C to 125°C	CDIP – J	Tube	SN54LS06J	SN54LS06J		
	ODII 0	Tube	SNJ54LS06J	SNJ54LS06J		
	LCCC - FK	Tube	SNJ54LS06FK	SNJ54LS06FK		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SDLS020D - MAY 1990 - REVISED FEBRUARY 2003

#### logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, and NS packages.

## schematic (each gate)



Resistor values shown are nominal.

### SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SDLS020D - MAY 1990 - REVISED FEBRUARY 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub>		7 V
Input voltage, V <sub>I</sub> (see Note 1)		5.5 V
Output voltage, VO (see Notes 1 and 2):		
,	SN74LS16	
Package thermal impedance, $\theta_{JA}$ (see No	ote 3): D package	
•	DB package	96°C/W
	N package	80°C/W
	NS package	
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

NOTES: 1. All voltage values are with respect to GND.

- 2. This is the maximum voltage that should be applied to any output when it is in the off state.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

			SN54LS06		SN74LS06 SN74LS16			UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX			
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V		
V <sub>IH</sub>	High-level input voltage		2			2			V		
VIL	Low-level input voltage				8.0			8.0	V		
VOH High-level output volta	High lovel output voltage	'LS06			30			30	V		
	High-level output voltage	SN74LS16						15			
loL	DL Low-level output current				30			40	mA		
TA	Operating free-air temperature	-	-55		125	0		70	°C		

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡		SN54LS06		SN74LS06 SN74LS16			UNIT		
				MIN	TYP§	MAX	MIN	TYP§	MAX	
VIK	$V_{CC} = MIN,$	I <sub>I</sub> = -12 mA				-1.5			-1.5	V
la	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V	'LS06, V <sub>OH</sub> = 30 V			0.25			0.25	mA
ЮН			SN74LS16, V <sub>OH</sub> = 15 V						0.25	
	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V	I <sub>OL</sub> = 16 mA		0.25	0.4		0.25	0.4	V
VOL			$I_{OL} = 30 \text{ mA}$			0.7				
			I <sub>OL</sub> = 40 mA						0.7	
Ι <sub>Ι</sub>	$V_{CC} = MAX$ ,	V <sub>I</sub> = 7 V				1			1	mA
lіН	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.4 V				20			20	μΑ
Ι <sub>ΙL</sub>	$V_{CC} = MAX$ ,	V <sub>I</sub> = 0.4 V				-0.2			-0.2	mA
ІССН	$V_{CC} = MAX$					18			18	mA
ICCL	V <sub>CC</sub> = MAX					60			60	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

The SN74LS16 is obsolete and is no longer supplied.


SDLS020D - MAY 1990 - REVISED FEBRUARY 2003

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
tPLH	A	Y	B: = 110 O C: = 15 pE	7	15	20
t <sub>PHL</sub>			$R_L = 110 \Omega$ , $C_L = 15 pF$	10	20	ns

SDLS020D - MAY 1990 - REVISED FEBRUARY 2003

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. All diodes are 1N3064 or equivalent.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
  - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
  - F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{O} \approx 50 \Omega$ ,  $t_{f} \leq$  1.5 ns,  $t_{f} \leq$  2.6 ns.
  - G. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



### 14 LEADS SHOWN



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

1

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



#### N (R-PDIP-T\*\*)

#### 16 PINS SHOWN

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).


The 20 pin end lead shoulder width is a vendor option, either half or full width.

1

#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **8 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated