TYPES SN54111, SN74111 DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

REVISED DECEMBER 1983

- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54111 and SN74111 are d-c coupled, variableskew, J-K flip-flops which utilize TTL circuitry to obtain 25-MHz performance typically. They are termed "variable-skew" because they allow the maximum clock skew in a system to be a direct function of the clock pulse width. The J and K inputs are enabled to accept data only during a short period (30 nanoseconds maximum hold time) starting with, and immediately following the rising edge of the clock pulse. After this, inputs may be changed while the clock is at the high level without affecting the state of the master. At the threshold level of the falling edge of the clock pulse, the data stored in the master will be transferred to the output. The effective allowable clock skew then is minimum propagation delay time minus hold time, plus clock pulse width. This means that the system designer can set the maximum allowable clock skew needed by varying the clock pulse width. Thus system design is made easier and the requirements for sophisticated clock distribution systems are minimized or, in some cases, entirely eliminated. These flip-flops have an additional feature-the synchronous input has reduced sensitivity to data change while the clock is high because the data need be present for only a short period of time and the system's susceptibility to noise is thereby effectively reduced.

The SN54111 is characterized for operation over the full military temperature range of -55°C to 125°C ; the SN74111 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


| | IN | OUT | PUTS | | | | |
|-----|-----|-----|------|---|------------|------------------|--|
| PRE | CLR | CLK | J | К | Q | ā | |
| L | Н | X | Х | Х | Н | L | |
| н | L | X | Х | X | L | н | |
| L | L | × | Х | X | Ht | Нţ | |
| н | н | л. | L | L | α_0 | \overline{a}_0 | |
| Н | Н | T | Н | L | Н | L | |
| Н | н | 工 | L | Н | L | н | |
| н | Н | 工 | Н | Н | TOGGLE | | |

[†] This configuration is non-stable; that is, it will not persist when preset or clear return to their inactive (high) level.

SN54111 ... J OR W PACKAGE SN74111 ... J OR N PACKAGE (TOP VIEW)


| 1K 🛚 | Ī | U ₁₆ | □ vcc |
|------|----|-----------------|--------------|
| 1PRE | 2 | 15 |] 2K |
| 1CLR |]3 | 14 | 2PRE |
| 1J [| 4 | 13 | 2CLR |
| 1CLK | 5 | .12 |] 2J |
| 10 | 6 | 11 | 2CLK |
| 10 | 7 | 10 |] 2 <u>0</u> |
| GND | 18 | 9 | 20 |

logic symbol




Pin numbers shown are for \boldsymbol{J} and \boldsymbol{N} packages.











schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | 7 V |
|---------------------------------------|-------|------------------------------------|
| Input voltage | | 5.5 V |
| Operating free-air temperature range: | SN54' | 55°C to 125°C |
| | SN74' | 0°C to 70°C |
| Storage temperature range | | -65° C to 150° C |

NOTE 1: Voltage values are with respect to network ground terminal.



TYPES SN54111, SN74111 DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

recommended operating conditions

| | | | SN54111 | | | SN74111 | | | | |
|-----------------|----------------------------------|-----------------|---------|----------------|-------|---------|-------------|-------|------|--|
| | | • | MIN | MIN NOM MAX MI | | MIN | MIN NOM MAX | | TINU | |
| Vcc | Supply voltage | | | 5 | 5.5 | 4.75 | 5 | 5.25 | V | |
| VIH | High-level input voltage | | 2 | | | 2 | | | V | |
| VIL | Low-level input voltage | | | | 8.0 | | | 8.0 | V | |
| ГОН | High-level output current | | | | - 0.8 | | | - 0.8 | mA | |
| loL | Low-level output current | | | | 16 | | | 16 | mA | |
| • | Pulse duration | CLK high or low | 25 | | | 25 | | { | | |
| tw | ruse duration | PRE or CLR low | 25 | | | 25 | | | ns | |
| t _{su} | Input setup time before CLK↑ | | 0 | | | 0 | | _ | ns | |
| t _h | Input hold time data after CLK ↑ | | 30 | | | 30 | | | ns | |
| TA | Operating free-air temperature | | - 55 | | 125 | 0 | | 70 | °C | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS † | | | SN54111 | | | SN74111 | | | UNIT | | |
|----------------|-------------------|------------------------|--------------------------|--------------------------|----------------------------|------|-------|-------------|------|-------|--------------|------|--|
| PARA | MILLER | | 1EST CON | ADLITONS . | | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | OWII | |
| VIK | | V _{CC} = MIN, | I _I = - 12 mA | | | | | - 1.5 | | | – 1.5 | V | |
| Voн | | V _{CC} = MIN, | V _{IH} = 2 V, | V _{IL} = 0.8 V, | 1 _{OH} = - 0.8 mA | 2.4 | 3.4 | | 2.4 | 3.4 | | V | |
| VOL | | V _{CC} = MIN, | V _{IH} = 2 V, | V _{IL} = 0.8 V, | I _{OL} = 16 mA | | 0.2 | 0.4 | | 0.2 | 0.4 | V | |
| l _t | | V _{CC} = MAX, | V _I = 5.5 V | | | | | 1 | | | 1 | mA | |
| | JorK | | | | | | | 40 | | | 40 | | |
| ηн | CLR or PRE | V _{CC} = MAX, | V _I = 2.4 V | | | | | 80 | | | 80 | μА | |
| | CLK | | | | | | | 120 | | | 120 | 1 | |
| | J or K | - | <u>-</u> | | | | | - 1.6 | | | - 1.6 | | |
| | CLR★ | | | | | | | - 3.2 | | | - 3.2 |] | |
| ΊL | L PRE★ VCC = MAX, | V _I = 0.4 V | | | | | - 3.2 | | | - 3.2 | mA | | |
| | CLK | | | | | | | - 4.8 | | | - 4.8 | | |
| los§ | | V _{CC} = MAX | _ | • | | - 20 | | – 57 | - 18 | | – 57 | mA | |
| lcc | | V _{CC} = MAX, | See Note 2 | | | | 14 | 20.5 | | 14 | 20.5 | mΑ | |

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-----------------|------------------------------|------------------------------------|-----|-----|-----|------|
| f _{max} | | | | 20 | 25 | | MHz |
| tPLH_ | PRE or CLR | Q or $\overline{\mathbf{Q}}$ | | | 12 | 18 | ns |
| ^t PHL | FRE OF CER | 26, 2 | $R_L = 400 \Omega$, $C_L = 15 pF$ | | 21 | 30 | ns |
| ^t PLH | CLK | Qorā | • | | 12 | 17 | ns |
| t _{PHL} | CLK | 2012 | | | 20 | 30 | ns |

NOTE 3: See General Information Section for load circuits and voltage waveforms.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ} \text{ C}$. § Not more than one output should be shorted at a time.

^{*} Clear is tested with preset high and preset is tested with clear high.

NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is at