OCTOBER 1976-REVISED DECEMBER 1983

- 'LS295B Offers Three Times the Sink-Current Capability of 'LS295A
- Schottky-Diode-Clamped Transistors
- Low Power Dissipation . . . 80 mW Typical (Enabled)
 - Applications: N-Bit Serial-To-Parallel Converter N-Bit Parallel-To-Serial Converter N-Bit Storage Register

description

These 4-bit registers feature parallel inputs, parallel outputs, and clock (CLK), serial (SER), mode (LD/SH), and outputs control (OC) inputs. The registers have three modes of operation:

Parallel (broadside) load Shift right (the direction Q_A toward Q_D) Shift left (the direction Q_D toward Q_A)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

Shift right is accomplished when the mode control is low; shift left is accomplished when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D.

When the output control is high, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a low logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected.

The SN54LS295B is characterized for operation over the full military temperature range of -55° C to 125° C; the SN74LS295B is characterized for operation from 0°C to 70°C.



AC	2	13	
вС	3	12	DOB
C□	4	11	Dac
	5	10	ΠαD
	6	9]сгк
	7	8	Doc

SN54LS295B ... FK PACKAGE SN74LS295B ... FN PACKAGE (TOP VIEW)



NC - No internal connection

TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

3-940



Pin numbers shown on logic notation are for D, J or N packages.

schematics of inputs and outputs





3-941

FUNCTION TABLE

INPUTS							OUT	PUTS												
				PARA	LLEL		0	0	٥c	0										
LD/SH	ULK	SER	A	8	С	D	UΑ	uΒ		۳D										
н	н	x	X	х	x	х	Q _{A0}	Q _{B0}	QC0	Q _{D0}										
н	Ļ	х	а	b	с	d	а	b	с	d										
, н	Ļ	X	Q _B t	Q _C t	Q _D †	d	Q _{Bn}	QCn	0 _{Dn}	đ										
Ľ	н	X	X	х	x	х	Q _{A0}	Q _{B0}	o _{C0}	Q _{D0}										
L	÷	н	X	х	x	х	н	QAn	0 _{Bn}	QCn										
L	Ļ	L	X	x	x	х	L	QAn	QBn	QCn										
When the ou	When the output control is low, the outputs are disabled to the high-impedance state;																			
however, seq	uential ope	ration of tl	he regi	sters is	not affe	ected			however, sequential operation of the registers is not affected.											

 † Shifting left requires external connection of Q_B to A, Q_C to B, and Q_D to C. Serial data is entered at input D.

H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)

↓ = transition from high to low level.

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C , or Q_D , respectively, before the indicated steady-state input conditions were established. Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} = the level of Q_A , Q_B , Q_C , or Q_D , respectively, before the most-recent \downarrow transition of the clock.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		7V
Input voltage		7V
Operating free-air temperature range:	SN54LS295B	–55°C to 125°C
	SN74LS295B	0°C to 70°C
Storage temperature range		–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SI	154LS29	95B	SN	174LS29	95B	UNIT V mA mA MHz ns ns ns ns
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	v
юн	High-level output current				- 1			- 2.6	mA
IOL	Low-level output current				12			24	mA
fclock	Clock frequency		0		30	0		30	MHz
^t w(clock)	Width of clock pulse		16			16			กร
t _{su}	Setup time, high-level or low-level data		20			20		_	ns
•		high-level	25			25			
۲su		low-level	30			30			ns
th	Hold time, high-level or low-level data		5			5			ns
th	Hold time, high-level or low-level LD/SH to CLK		0			0			ns ·
т _А	Operating free-air temperature		- 55		125	0		70	°C





3-942

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						
	PARAMETER	I ES	CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	l ₁ =18 mA				-1.5			-1.5	V
∨он	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = MAX		2.4	3.4		2.4	3.1		v
		V _{CC} = MIN,	V _{IH} = 2 V,	1 _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	VIL = VIL max		I _{OL} = 24 mA					0.35	0.5	
	Off-state output current,	V _{CC} = MAX,	VIL = VIL max,				20				
'OZH	high-level voltage applied	V _O = 2.7 V				20				20	# ^
	Off-state output current,	V _{CC} = MAX,	V _{IH} = 2 V,				_20			_20	
'OZL	low-level voltage applied	V _O = 0.4 V				-20				μ <u>μ</u>	
1	Input current at	V _{CC} = MAX,	V1 = 7 V				0.1			0,1	mA
ļ	maximum input voltage										
ЧН	High-level input current	$V_{CC} = MAX,$	V _I = 2.7 V				20	[20	μA
կլ	Low-level input current	$V_{CC} = MAX,$	V ₁ = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	V _{CC} = MAX					-130	-30		-130	mA
VIH VIL VIK VOH VOL IOZH IOZH III III III IOS ICC	Supply ourrent	Vee - MAX	See Nete 2	Condition A		20	29		20	29	
	Supply current	VCC - MAA,	See Note 2	Condition B		22	33		22	33	MA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. [§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I CC is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

A. Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.

B. Output control and clock input grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 C$, $R_1 = 667 \Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax Maximum clock frequency		30	45		MHz
tpLH Propagation delay time, low-to-high-level output			14	20	ns
tPHL Propagation delay time, high-to-low-level output	$C_L = 45 \text{ pF},$		19	30	ns
tPZH Output enable time to high level	See Note 5		18	26	ns
tpzL Output enable time to low level			20	30	ns
tPHZ Output disable time from high level	C _L = 5 pF,		13	20	ns
tPLZ Output disable time from low level	See Note 3		13	20	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.



3

TTL DEVICES