## description

The SN54110 and SN74110 are d－c coupled，variable－ skew，J－K flips－flops which utilize TTL circuitry to ob－ tain $25-\mathrm{MHz}$ performance typically．They are termed ＂variable－skew＂because they allow the maximum clock skew in a system to be a direct function of the clock pulse width．The $J$ and $K$ inputs are enabled only during a short period（ 20 nanoseconds maximum setup time plus 5 nanoseconds maximum hold time）on the rising edge of the clock pulse．After this，inputs may be changed while the clock is the at high level without af－ fecting the state of the master．On the threshold level of the falling edge of the clock pulse，the data stored in the master during the rising edge will be transferred to the output．The effective allowable clock skew then is minimum propagation delay time minus hold time，plus clock pulse width．This means that the system designer can set the maximum allowable clock skew needed by varying the clock pulse width．Thus system design is made easier and the requirements for sophisticated clock distribution systems are minimized or，in some cases，entirely eliminated．These flip－flops have an addi－ tional feature－the synchronous input has reduced sen－ sitivity to data change while the clock is high because the data need be present for only a short period of time and the system＇s susceptability to noise is thereby effec－ tively reduced．
The SN54110／SN74110 has the same functional advan－ tage as the SN5472／SN7472 in that three－input AND logic is provided for both the $J$ and $K$ data functions． Preset and clear inputs，which are completely indepen－ dent of the state of the clock，are also provided．The SN54110 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ；the SN74110 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ．
SN54110 ．．J J OR W PACKAGE
SN74110 ．J OR NPACKAGE
（TOP VIEW）
（TOP VIEW）

| $\mathrm{NC}[1$ | $\left.\bigcup_{14}\right] v_{c c}$ |
| :---: | :---: |
| $\overline{\mathrm{CLR}} \mathrm{C}_{2}$ | $13 \square \overline{\text { PRE }}$ |
|  | 12 JCLK |
| $\mathrm{J} 2 \mathrm{Cl}_{4}$ | 11 1．${ }^{12}$ |
| J3－5 | 10 K 2 |
| －${ }^{6}$ | ${ }_{9} \mathrm{~K} 1$ |
| GND［7 | $8]^{0}$ |

NC－No internal connection

## logic symbol



Pin numbers shown are for $J$ and $N$ packages．
positive logic

| $\mathrm{J}=\mathrm{J} 1 \cdot \mathrm{~J} 2 \cdot \mathrm{~J} 3$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{K}=\mathrm{K} 1 \cdot \mathrm{~K} 2 \cdot \mathrm{~K} 3$ |  |  |  |  |  |  |
| FUNCTION TABLE |  |  |  |  |  |  |
| INPUTS |  |  |  |  | OUTPUTS |  |
| $\overline{\text { PRE }}$ | CLR | CLK | $J$ | K | 0 | 0 |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | x | X |  | $\mathrm{H} \dagger$ | $\mathrm{H}+$ |
| H | H |  | L |  | $\mathrm{O}_{0}$ | $\overline{\mathrm{O}}_{0}$ |
| H | H |  | H |  | H | L |
| H | H | $\Omega$ | L |  | L | H |
| H | H | $\Omega$ | H |  | TOG |  |

[^0]logic diagram

schematics of inputs and outputs

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.
recommended operating conditions

|  |  |  |  | N5411 |  |  | N7411 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $V_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | High-level output current |  |  |  | -0.8 |  |  | -0.8 | mA |
| ${ }^{\text {OL }}$ | Low-level output current |  |  |  | 16 |  |  | 16 | mA |
|  |  | CLK high or low | 25 |  |  | 25 |  |  |  |
| ${ }^{\text {t }}$ w |  | $\overline{\text { PRE or CLR }}$ low | 25 |  |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Input set up time before CLK $\uparrow$ |  | 20 |  |  | 20 |  |  | ns |
| $t_{h}$ | Input hold time-data after CLK $\dagger$ |  | 5 |  |  | 5 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS ${ }^{\dagger}$ |  |  | SN54110 |  |  | SN74110 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{\text {IK }}$ |  |  |  |  | $V_{C C}=\mathrm{MIN}$, | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  | -1.5 |  |  | $-1.5$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \end{aligned}$ | $V_{I H}=2 V$ | $V_{I L}=0.8 \mathrm{~V},$ | 2.4 | 3.4 |  | 2.4 | 3.4 |  | V |
| VOL |  | $\begin{aligned} & V_{C C}=\mathrm{MIN}, \\ & \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \end{aligned}$ | $V_{I H}=2 \mathrm{~V},$ | $V_{I L}=0.8 \mathrm{~V},$ |  | 0.2 | 0.4 |  | 0.2 | 0.4 | V |
| 11 |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 1 |  |  | 1 | mA |
| IIH | J,K or CLK | $V_{C C}=M A X$, | $V_{1}=2.4 \mathrm{~V}$ |  |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
|  | CLR or PRE |  |  |  |  |  | 160 |  |  | 160 |  |
|  | PRE |  |  |  |  |  | 160 |  |  | 160 |  |
| IIL | J, K or CLK | $V_{C C}=$ MAX, | $V_{1}=0.4 \mathrm{~V}$ |  |  |  | -1.6 |  |  | - 1.6 | mA |
|  | CLR* |  |  |  |  |  | $-3.2$ |  |  | -3.2 |  |
|  | PRE* |  |  |  |  |  | -3.2 |  |  | -3.2 |  |
| los§ |  | $V_{C C}=M A X$ |  |  | -20 |  | -57 | -18 |  | -57 | mA |
| ${ }^{\text {ICC }}$ |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$. | See Note 2 |  |  | 20 | 34 |  | 20 | 34 | mA |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
§ Not more than one output should be shorted at a time.
$\star$ Clear is tested with preset high and preset is tested with clear high.
NOTE 2: With all outputs open, ${ }^{1} \mathrm{CC}$ is measured with the Q and $\overline{\mathrm{Q}}$ outputs high in turn. At the time of measurement, the clock input is at 4.5 V .
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see note 3)


NOTE 3: See General Information Section for load circuits and voltage waveforms.


[^0]:    $\dagger$ This configuration is non－stable；that is，it will not persist when preset or clear return to their inactive（high）level．

