TTL MEMORIES

SERIES 54/74, 54S/74S READ-ONLY MEMORIES

BULLETIN NO. DL-S 7512259, MAY 1975

DO 1 1

256 BITS (32 WORDS BY 8 BITS) '88A

⊃16 Vcc

- Mask-Programmed Memories That Can Replace PROMs
- Full On-Chip Decoding and Fast Chip Select(s) Simplify System Decoding
 - All Schottky-Clamped ROMs Offer —Choice of 3-State or Open-Collector Outputs —P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:
 - -Microprogramming Firmware/Firmware Loaders
 - -Code Converters/Character Generators
 - -Translators/Emulators
 - -Address Mapping/Look-Up Tables

TYPE NUMBER	R (PACKAGES)	TYPE OF	BIT SIZE	TYPICAL ACCE	SS TIMES	
–55°C to 125°C	0°C to 70°C	OUTPUT(S)	(ORGANIZATION)	CHIP-SELECT	ADDRESS	
SNE499A/1 M/	SNI7499A/1 NI)	Open Cellester	256 Bits	22	26	
3N3488A(J, W)	SN/488A(J, N)	Open-Conector	(32 W × 8 B)	22 (15	20 /15	
SNE4197/1 M	CN 74197(L NI)	Open Collector	1024 Bits	20	40	
31134167(3, 11)	31474187(3, 14)	Open-Conector	(256 W × 4 B)	20 115	40 115	
SN54S270(J)	SN74S270(J, N)	Open-Collector	2048 Bits	15	AE no	
SN54S370(J)	SN74S370(J, N)	3-State	(512 W × 4 B)	15 //s	40 115	
SN54S271(J)	SN74S271(J, N)	Open-Collector	2048 Bits	15	45	
SN54S371(J)	SN74S371(J, N)	3-State	(256 W × 8 B)	15 ms	40 115	



1024 BITS (256 WORDS BY 4 BITS)



description

These monolithic TTL custom-programmed read-only memories (ROMs) are particularly attractive for applications requiring medium to large quantities of the same bit pattern. Plug-in replacements can be obtained for most of the popular TTL PROMs.

The high-complexity 2048-bit ROMs can be used to significantly improve system bit density for fixed memory as all are offered in compact 16- or 20-pin dual-in-line packages having pin-row spacings of 0.300-inch.

The Schottky-clamped versions offer considerable flexibility for upgrading existing designs or improving new designs as they feature improved performance; plus, they offer low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

Data from a sequenced deck of data cards punched according to the specified format are permanently programmed by the factory into the monolithic structure for all bit locations. Upon receipt of the order, Texas Instruments, will assign a special identifying number for each pattern programmed according to the order. The completed devices will be marked with the appropriate TI special device number. It is important that the customer specify not only the output levels desired at all bit locations, but also the other information requested under ordering instructions.

The three-state outputs offer the convenience of an open-collector output with the speed of a totem-pole output: they can be bus-connected to other similar outputs yet they retain the fast rise time characteristic of the TTL totem-pole output. The open-collector outputs offer the capability of direct interface with a data line having a passive pull-up.

Word-addressing is accomplished in straight positive-logic binary and the memory may be read when all \overline{S} inputs are low. A high at any \overline{S} input causes the outputs to be off.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

2048 BITS (512 WORDS BY 4 BITS) 'S270, 'S370

AD G	ı۲	þ16	vcc
AD F	2	D15	AD H
AD E	3	14	AD I
AD D	4	13	ŝ
AD A	5	D12	DO 1
AD B	6	Þ11	DO 2
AD C	7	D10	DO 3
GND	8	Þ٩	DO 4

2048 BITS (256 WORDS BY 8 BITS)

'S271, 'S371)20 vcc AD A 10 25 19 AD H AD B 718 AD G AD C 30 AD F AD D D 17 4 D>16 § 2 51 AD E <u>s</u> 1 DO 1 6(15 DO 2 75 DO 8 214 D_{13} DO 7 DO 3 86 DO 4 512 91 DO 6 GND 10r DO 5

Pin assignments for all of these memories are the same for all packages.

Integrated Schottky-Barrier diodeclamped transistor is patented by Texas Instruments. U. S. Patent Number 3,463,975.

SERIES 54/74, 54S/74S READ-ONLY MEMORIES



Word selection is accomplished in a conventional positive-logic binary code with the A address input being the least-significant bit progressing alphabetically through the address inputs to the most-significant bit.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

SERIES 54/74, 54S/74S READ-ONLY MEMORIES



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)				 	 · · · ·	7 V
Input voltage				 	 	5.5 V
Off-state output voltage				 	 	5.5 V
Operating free-air temperature range:	SN54', SN54S	' Circuits (see	Note 2) .	 	 $-55^{\circ}C$ to	125°C
	SN74', SN74S	' Circuits		 	 . 0°C t	o 70°C
Storage temperature range				 	 $-65^{\circ}C$ to	150°C

recommended operating conditions

			′88A		′187, ′S270, 'S271			'S370, 'S371			
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	SN54'	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	
(See Note 1)	SN74′	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	
High-level output voltage, VOH				5.5			5.5			5.5	V
High-level output	SN54'									-2	
current, l _{UH}	SN74'									6.5	mA
Low-level output current, IOL				12			16			16	mA
Operating free-air temperature,	SN54'	-55		125	-55	-	125	-55		125	00
T _A (See Note 2)	SN74'	0		70	0		70	0		70	

NOTES: 1. Voltage values are with respect to network ground terminal.

2. An SN54187 in the W package operating at free-air temperatures above 111°C requires a heat sink that provides a thermal resistance from case-to-free-air, R_{0CA}, of not more than 46°C/W.

4

SERIES 54S/74S **READ-ONLY MEMORIES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		'S270, 'S271			′S370, ′S371			UNIT
				MIN	TYP‡	MAX	MIN	түр‡	MAX	
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	l _l = –18 mA			-1.2			-1.2	V
∨он	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = MAX				2.4			v
	High-level output current	$V_{CC} = MIN,$ $V_{UU} = 2 V$	V _{OH} = 2.4 V		-	50				μA
		V _{IL} = 0.8 V	V _{OH} = 5.5 V			100				μA
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = MAX			0.5			0.5	v
Толн	Off-state output current,	V _{CC} = MAX,	V _{IH} = 2 V,						50	μA
	high-level voltage applied	V _O = 2.4 V								
1071	Off-state output current	$V_{CC} = MAX,$	V _{IH} = 2 V,						50	μA
021	low-level voltage applied	V _O = 0.5 V								"
4	Input current at maximum input voltage	$V_{CC} = MAX,$	V _I = 5.5 V			1			1	mA
Чн	High-level input current	$V_{CC} = MAX,$	V _I = 2.7 V			25			25	μA
4L	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V			-0.25			-0.25	mA
los	Short-circuit output current §	V _{CC} = MAX					-30		-100	mA
¹ CC	Supply current	V _{CC} = MAX,	See Note 4		105	155		105	155	mA
Co	Off-state output capacitance	V _{CC} = 5 V, f = 1 MHz	V _O = 5 V,		6.5			6.5		pF

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. [§]Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 4: With outputs open and CS input(s) grounded, I_{CC} is measured first by selecting a word that contains the maximum number of programmed high-level outputs; then by selecting a word that contains the maximum number of programmed low-level outputs.

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

PARAMETER		TEST	SN54S270 SN54S271		SN74S270 SN74S271		SN54S370 SN54S371		SN74S370 SN74S371		UNIT
		CONDITIONS	τγρ‡	MAX	TYP‡	MAX	түр‡	MAX	TYP‡	MAX	
ta(ad)	Access time from address		45	95	45	70					ns
ta(S)	Access time from chip select (enable time)	BL 1 - 2000	15	45	15	30					ns
	Propagation delay time,	$M_{L} = 30032$, See Figure 1									
t PLH	low-to-high-level output	See Figure 1	15	40	15	25					ns
	from chip select (disable time)										
ta(ad)	Access time from address	C _L = 30 pF,					45	95	45	70	ns
ta(S)	Access time from chip select (enable time)	See Figure 2					15	45	15	30	ns
^t PXZ	Disable time from high or low level	С _L = 5 pF, See Figure 2					10	40	10	25	ns

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

SERIES 54/74 READ-ONLY MEMORIES

	PARAMETER	TEST CO	'88A				UNIT			
				MIN	τγρ‡	MAX	MIN	ΤΥΡ‡	MAX	
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	l _l = -12 mA			-1.5			-1.5	V
1	High lovel output surrent	V _{CC} = MIN,	V _{IH} = 2 V,			40			40	
он 🛛	High-level output current	V _{IL} = 0.8 V,	V _{OH} = 5.5 V	40		-		40	<u> </u>	
		V _{CC} = MIN,	$l_{01} = 12 \text{mA}$		0.2	0.4			0.4	
VOL	Low-level output voltage	V _{IH} = 2 V,								V
		V _{IL} = 0.8 V	I _{OL} = 16 mA						0.45	
4	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1			1	mA
Чн	High-level input current	V _{CC} = MAX,	V _I = 2.4 V			25			40	μA
μL	Low-level input current	V _{CC} = MAX,	VI = 0.4 V			-1			-1	mA
^I CC	Supply current	V _{CC} = MAX,	See Note 3		64	80		92	130	mA
с _о	Off-state output capacitance	V _{CC} = 5 V , f = 1 MHz	V _O = 5 V,		6.5			6.5		рF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25 $^{\circ}$ C.

NOTE 3: With outputs open and CS input(s) grounded, I_{CC} is measured first by selecting a word that contains the maximum number of programmed high-level outputs, then by selecting a word that contains the maximum number of programmed low-level outputs.

switching characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER		TEST CONDITIONS	1	88A	'187		UNIT	
			TYP	MAX	ТҮР	MAX	1	
ta(ad)	Access time from address	С _L = 30 рF,	26	45	40	60	ns	
ta(S)	Access time from chip select (enable time)	R _{L1} = 400 Ω ('88A)	22	35	20	30	ns	
	Propagation delay time,	300 Ω ('187)						
tPLH	low-to-high-level output	R _{L2} = 600 Ω,	22	35	20	30	ns	
	from chip select (disable time)	See Figure 1						

parameter measurement information



TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

SERIES 54/74, 54S/74S TTL READ-ONLY MEMORIES

ORDERING INSTRUCTIONS

Programming instructions for these read-only memories are solicited in the form of a sequenced deck of standard 80-column data cards providing the information requested under "data card format," accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete function table for the requested part. This function table, showing output conditions for each of the words, will be forwarded to the purchaser as verification of the input data as interpreted by the computerautomated design (CAD) program. This single run also generates mask and test program data; therefore, verification of the function table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the words specified and describes the levels at the outputs for each of those words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

SUPPLEMENTARY ORDERING DATA

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number.

The following information will be furnished to the customer by Texas Instruments:

- a) TI part number
- b) TI sales order number
- c) Date received.

'88A DATA CARD FORMAT (32 CARDS)

Column

1.2 Punch a right-justified integer representing the positive-logic binary input address (00-31) for the word described on the card.

3-4 Blank

- Punch "H" or "L" for output Y8. H = high-5 voltage-level output, L = low-voltage-level output
- 6-9 Blank
- Punch "H" or "L" for output DO 7. 10
- 11-14 Blank

- 15 Punch "H" or "L" for output DO 6.
- 16-19 Blank
 - 20 Punch "H" or "L" for output DO 5.
- 21-24 Blank
 - Punch "H" or "L" for output DO 4. 25
- 26-29 Blank
 - 30 Punch "H" or "L" for output DO 3.
- 31-34 Blank
 - Punch "H" or "L" for output DO 2. 35
- 36-39 Blank
 - 40 Punch "H" or "L" for output DO 1.
- 41-49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
- 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
- 56 Blank
- 57-58 Punch the last two digits of the current year.
 - 59 Blank
- 60-61 Punch "SN"
- 62-66 Punch a left-justified integer representing the Texas Instruments part number. This is supplied by the factory through a TI sales representative.
- 67-68 Blank
- 69-**80** Preferably these columns should be punched to reflect the customer's part or specification-control number. This information is not essential.

'187 DATA CARD FORMAT (32 CARDS)

Column

- Punch a right-justified integer representing 1.3 the binary input address (000-248) for the first set of outputs described on the card.
 - Punch a "-" (Minus sign) 4
- 5·7 Punch a right-justified integer representing the binary input address (007-255) for the last set of outputs described on the card.
- 8-9 Blank

TEXAS INSTRUMENTS

SERIES 54/74, 54S/74S TTL READ-ONLY MEMORIES

ORDERING INSTRUCTIONS

10-13	Punch "H", "L", or "X" for bits four, three, two, and one (outputs DO 4, DO 3, DO 2 and DO 1 in that order) for the first set of outputs specified on the card. H = high-voltage-level output, L = low- voltage-level output, X = output level irrelevant.
14	Blank
15-18	Punch ''H'', ''L'', or ''X'' for the second set of outputs.
19	Blank
20-23	Punch "H", "L", or "X" for the third set of outputs.
24	Blank
25-28	Punch "H" "L", or "X" for the fourth set of outputs.
29	Blank
30-33	Punch "H", "L", or "X" for the fifth set of outputs.
34	Blank
35-38	Punch "H", "L", or "X" for the sixth set of outputs.
39	Blank
40-43	Punch "H", "L", or "X" for the seventh set of outputs.
44	Blank
45-48	Punch "H", "L", or "X" for the eighth set of outputs.
49	Blank
50-51	Punch a right-justified integer representing the current calendar day of the month.
52	Blank
53·55	Punch an alphabetic abbreviation representing the current month.
56	Blank
57-58	Punch the last two digits of the current year.
59	Blank
60-61	Punch ''SN''
62-66	Punch a left-justified integer representing the Texas Instruments part number. This is supplied by the factory through a TI sales representative.
67-68	Blank

69-80 Preferably these columns should be punched to reflect the customer's part or specification-control number. This information is not essential.

'S270, 'S370 DATA CARD FORMAT (64 CARDS)

Column

- 1-3 Punch a right-justified integer representing the binary input address (000-504) for the first set of outputs described on the card.
- 4 Punch a "-" (Minus sign)
- 5-7 Punch a right-justified integer representing the binary input address (007-511) for the last set of outputs described on the card.
- 8-80 Same as the '187 data card format.

'S271, 'S371 DATA CARD FORMAT (64 CARDS)

Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-252) for the first set of outputs described on the card.
 - 4 Punch a "-" (Minus sign)
- 5-7 Punch a right-justified integer representing the binary input address (003-255) for the last set of outputs described on the card.
- 8-9 Blank
- 10-17 Punch "H", "L", or "X" for bits eight, seven, six, five, four, three, two, and one (outputs DO 8, DO 7, DO 6, DO 5, DO 4, DO 3, DO 2, and DO 1 in that order) for the first set of outputs specified on the card. H = high-voltage-level output, L = low-voltage-level output, X = output level irrelevant.
 - 18 Blank
- 19-26 Punch "H", "L", or "X" for the second set of outputs.
 - 27 Blank
- 28-35 Punch "H", "L", or "X" for the third set of outputs.
 - 36 Blank
- 37-44 Punch "H", "L", or "X" for the fourth set of outputs.
- 45-49 Blank
- 50-80 Same as the '187 data card format.

PRINTED IN U.S.A.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME In order to improve design and to supply the best product possible.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS. TEXAS 75222

15

4

TE cannot assume any responsibility for any circuits shown

or represent that they are free from patent infringement.