# **DEVICES**

# TYPES SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

MAY 1971-REVISED DECEMBER 1983

- Reduced-Power Versions of SN54196, SN54197. SN74196, and SN74197 50-MHz Counters
- **D-C Coupled Counters Designed to Replace Signetics** 8280, 8281, 8290, and 8291 Counters in Most **Applications**
- Performs BCD, Bi-Quinary, or Binary Counting
- **Fully Programmable**
- **Fully Independent Clear Input**
- **Guaranteed to Count at Input Frequencies** from 0 to 35 MHz
- Input Clamping Diodes Simplify System Design

# SN54176, SN54177 ... J OR W PACKAGE **SN74176, SN74177...JOR N PACKAGE**

LOAD	Цī	U14]	Vcc
· ac	$\square^2$	13	CLR
С	Дз	12	$a_{D}$
Α	<b>4</b>	11	D
$Q_{A}$	<b>□</b> 5	10	В
CLK2	<b>□</b> 6	9	$oldsymbol{a}$
GND	ď٦	8	CLK1

# description

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL logic families. Typical power dissipation is 150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of -55°C to 125°C; the SN74176 and SN74177 circuits are characterized for operation from 0°C to 70°C.



# TYPES SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

# typical count configurations

### SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the Q<sub>A</sub> output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the bi-quinary function table.

### FUNCTION TABLES SN54176, SN74176

DECADE (BCD)
(See Note A)

BI-QUINARY (5-2) (See Note B)

COUNT		OUTPUT						
COONT	αD	αc	$\alpha_{B}$	QΑ				
0	L	L	L	디				
1	L	L	L	н				
2	L	L	Н	ᆫ				
3	L	L	Н	н				
4	L	Н	L	L				
5	L	Н	L	н				
6	L	, <b>H</b>	Н	L				
7	L	Н	Н	н				
8	н	L	L	니				
9	н	L	L	Н.				

COUNT		OUTPUT							
COONT	QΑ	σD	αc	$\sigma_{B}$					
0	L	L	L	L					
1 .	L	L	L	н					
2	L	L	Н	L					
3	L	L	Н	н					
4	L	Н	L	L					
5	н	L	L	L					
6	н	L	L	Н					
7	н	L	Н	L					
8	н	L	Н	Н					
9	н	Н	L	L					

H = high level, L = low level

NOTES: A. Output QA connected to clock-2 input.

B. Output Q<sub>D</sub> connected to clock-1 input.

3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the Q<sub>B</sub>, Q<sub>C</sub>, and Q<sub>D</sub> outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

### SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

- When used as a high-speed 4-bit ripple-through counter, output Q<sub>A</sub> must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, and Q<sub>D</sub> outputs as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the  $\Omega_B$ ,  $\Omega_C$ , and  $\Omega_D$  outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

FUNCTION TABLE SN54177, SN74177


(See Note A)


COUNT	OUTPUT						
COUNT	$a_{D}$	αç	$\mathbf{Q}_{B}$	$\mathbf{Q}_{\mathbf{A}}$			
0	L	L	L	L			
1	L	L	L	Н			
2	L	L	Н	L			
3	L	L	Н	н			
4	L	Н	L	L			
5	L	Н	L	Н			
6	ᆫ	Н	Н	L			
7	L	Н	Н	Н			
` 8	н	L	L	L			
9	н	L	L	н			
10	н	L	Н	L			
11	н	L	н	Н			
12	н	Н	L	L			
13	н	Н	L	Н			
14	н	н	Н	L			
15	н	Н	Н	Н			

H = high level, L = low level

NOTE A: Output Q<sub>A</sub> connected
to clock-2 input.










# TYPES SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

# schematics of inputs and outputs







# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		 					 		7 V
Input voltage									
Interemitter voltage (see Note 2) .									
Operating free-air temperature range:									
	SN74176,								
Storage temperature range		 					-65°	C to	150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Sur-tunden V	SN54'	4.5	5	5.5	v
Supply voltage, V <sub>CC</sub>	SN74'	4.75	5	5.25	l v
High-level output current, IOH				-800	μΑ
Low-level output current, IOL				16	mA
Count from on Jose Figure 1)	Clock-1 input	0		35	MHz
Count frequency (see Figure 1)	Clock-2 input	Clock-2 input 0			
	Cłock-1 input	14			}
Pulse width, t <sub>W</sub> (see Figure 1)	Clock-2 input	28			
	Clear	20			ns
	Load	25			1
Leave held time to Jana Eigure 1)	High-level data	tw(load)			
Input hold time, th (see Figure 1)	Low-level data	4.5 5 5.5 4.75 5 5.25 -800 16 0 35 0 17.5 14 28 20 25 tw(load) tw(load) 15		ns	
Innut setue time to Jose Figure 1)	High-level data	15			ns
Clock-1 input   0		113			
Count enable time, t <sub>enable</sub> (see Note 3 and Figure 1)		25			ns
	SN54'	-55		125	°c
Operating free-air temperature, TA	SN74'	0		70	1 6

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



# TYPES SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND **BINARY COUNTERS/LATCHES**

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST CONDITIONS!		SN54176, SN74176			SN54177, SN74177					
ļ	PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIH	High-level input voltage					2			2			V
VIL	Low-level input voltage		•					0.8			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>1</sub> = -12 mA				-1.5			-1.5	V
Voн	V <sub>OH</sub> High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -800 µ	ιA	2.4	3.4		2.4	3.4		V
VOL	V <sub>OL</sub> Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA	1		0.2	0.4		0.2	0.4	V
Τį	Input current at maximum input voltage		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			. 1	mA
		Data, count/load	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V					40			40	
1 <sub>1H</sub>	High-level input current	Clear, clock 1						80			80	μΑ
	·	Clock 2						120			80	
		Data, count/load		<del></del>				-1.6			-1.6	
l	Low-level input current	Clear	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V					-3.2			-3.2	mA
<sup> </sup>  L	Low-level input current	Clock 1	VCC - MAX,	V   - 0.4 V				-4.8			-4.8	]
		Clock 2						-4.8		•	-3.2	Ĺ
100	IOS Short-circuit output current § V		V <sub>CC</sub> = MAX SN54'		-20		-57	-20		-57	mA	
ios					SN74'	-18		-57	-18		-57	
Icc	Supply current		V <sub>CC</sub> = MAX,	See Note 4			30	48		30	48	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions.

NOTE 4: I<sub>CC</sub> is measured with all inputs grounded and all outputs open.

# switching characteristics, $V_{CC}$ = 5 V, $R_L$ = 400 $\Omega$ , $C_L$ = 15 pF, $T_A$ = 25°C, see figure 1

PARAMETER <sup>♦</sup>	EDOM (INIDITY	TO (OUTPUT)	SN54	176, SN	74176	SN541	UNIT		
PARAMETER	FROM (INPUT)	10 (001701)	MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	Clock 1	QA	35	50		35	50		MHz
tPLH	Clock 1	QA		8	13		8	13	ns
t <sub>PHL</sub>	CIOCK	Q <sub>A</sub>		11	17		11	17	] "
<sup>t</sup> PLH	Clock 2	Ω <sub>B</sub>		-11	17		11	17	ns
tPHL.	Clock 2			17	26		17	26	] '''
<sup>t</sup> PLH	Clock 2	0		27	41		27	41	1 ns
tPHL	Clock 2	Ω <sub>C</sub>		34	51		34	51	1 '''
<sup>t</sup> PLH	Clock 2	· a <sub>D</sub>		13	20		44	66	ns
<sup>t</sup> PHL	Clock 2			17	26		50	75	""
<sup>t</sup> PLH	A, B, C, D	0. 0- 0- 0-		19	29		19	29	ns
tPHL_	А, В, С, В	$Q_A, Q_B, Q_C, Q_D$		31	46		31	46	] "
tPLH	Load	Any		29	43		29	43	ns
<sup>†</sup> PHL	LUdO			32	48		32	48	1 '''
t <sub>PHL</sub>	Clear	Any	<u> </u>	32	48		32	48	ns

 $<sup>^{\</sup>lozenge}$ f<sub>max</sub>  $\equiv$  maximum count frequency

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$ 





<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
¶ Q<sub>A</sub> outputs are tested at I<sub>OL</sub> = 16 mA plus the limit value of I<sub>IL</sub> for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

<sup>§</sup> Not more than one output should be shorted at a time.

 $t_{PHL} \equiv propagation delay time, high-to-low-level output$ 

# PARAMETER MEASUREMENT INFORMATION 3.5 V V<sub>O</sub>H 3.5 V 3.5 V 3.5 V 9 VOH CLOCK ENABLE TIME VOLTAGE WAVEFORMS **^0 --**> 0 NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, t<sub>r</sub> < 5 ns, and unless specified, t<sub>f</sub> < 5 ns. When testing f<sub>max</sub>, vary PRR. B. C<u>L</u> includes probe and jig capacitance. C. All diodes are 1N3064 or equivalent. D. Unless otherwise specified, Q<sub>A</sub> is connected to clock 2. 🛓 tenable tPHL COUNT/LOAD OR CLEAR CLOCK-1 INPUT OUTPUT QA To T 1.5 V ^o∟ VoH Vol 3.5 V VOH **CLEAR AND LOAD VOLTAGE WAVEFORMS** <u>></u> **CLOCK-MODE VOLTAGE WAVEFORMS** -tw(load) ء ع tp HL tw(clock) **L**1.5 V tςΠ QA, QB, QC, or QD QA, QB, QC, or QD CLOCK-1 OR CLOCK-2 INPUT OUTPUT OUTPUT 1.5 V -1.5 V (See Note C) CL (See Note B) 1.5 V **LOAD CIRCUIT** -tw(clear) tPHL OUTPUTS QA, QB, QC, AND QD 1.5 V COUNT'LOAD INPUT A, B, C, AND D DATA INPUTS FROM OUTPUT UNDER TEST CLEAR

3

TTL DEVICES